223 lines
2.7 KiB
Plaintext
223 lines
2.7 KiB
Plaintext
|
$comment
|
||
|
File created using the following command:
|
||
|
vcd file Lab1Part2.msim.vcd -direction
|
||
|
$end
|
||
|
$date
|
||
|
Thu Mar 11 19:52:33 2021
|
||
|
$end
|
||
|
$version
|
||
|
ModelSim Version 10.5b
|
||
|
$end
|
||
|
$timescale
|
||
|
1ps
|
||
|
$end
|
||
|
|
||
|
$scope module Lab1Part2_vlg_vec_tst $end
|
||
|
$var reg 10 ! SW [9:0] $end
|
||
|
$var wire 1 " LEDR [9] $end
|
||
|
$var wire 1 # LEDR [8] $end
|
||
|
$var wire 1 $ LEDR [7] $end
|
||
|
$var wire 1 % LEDR [6] $end
|
||
|
$var wire 1 & LEDR [5] $end
|
||
|
$var wire 1 ' LEDR [4] $end
|
||
|
$var wire 1 ( LEDR [3] $end
|
||
|
$var wire 1 ) LEDR [2] $end
|
||
|
$var wire 1 * LEDR [1] $end
|
||
|
$var wire 1 + LEDR [0] $end
|
||
|
|
||
|
$scope module i1 $end
|
||
|
$var wire 1 , gnd $end
|
||
|
$var wire 1 - vcc $end
|
||
|
$var wire 1 . unknown $end
|
||
|
$var tri1 1 / devclrn $end
|
||
|
$var tri1 1 0 devpor $end
|
||
|
$var tri1 1 1 devoe $end
|
||
|
$var wire 1 2 SW[8]~input_o $end
|
||
|
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
|
||
|
$var wire 1 4 ~QUARTUS_CREATED_UNVM~~busy $end
|
||
|
$var wire 1 5 ~QUARTUS_CREATED_ADC1~~eoc $end
|
||
|
$var wire 1 6 ~QUARTUS_CREATED_ADC2~~eoc $end
|
||
|
$var wire 1 7 LEDR[0]~output_o $end
|
||
|
$var wire 1 8 LEDR[1]~output_o $end
|
||
|
$var wire 1 9 LEDR[2]~output_o $end
|
||
|
$var wire 1 : LEDR[3]~output_o $end
|
||
|
$var wire 1 ; LEDR[4]~output_o $end
|
||
|
$var wire 1 < LEDR[5]~output_o $end
|
||
|
$var wire 1 = LEDR[6]~output_o $end
|
||
|
$var wire 1 > LEDR[7]~output_o $end
|
||
|
$var wire 1 ? LEDR[8]~output_o $end
|
||
|
$var wire 1 @ LEDR[9]~output_o $end
|
||
|
$var wire 1 A SW[4]~input_o $end
|
||
|
$var wire 1 B SW[0]~input_o $end
|
||
|
$var wire 1 C SW[9]~input_o $end
|
||
|
$var wire 1 D M~0_combout $end
|
||
|
$var wire 1 E SW[5]~input_o $end
|
||
|
$var wire 1 F SW[1]~input_o $end
|
||
|
$var wire 1 G M~1_combout $end
|
||
|
$var wire 1 H SW[6]~input_o $end
|
||
|
$var wire 1 I SW[2]~input_o $end
|
||
|
$var wire 1 J M~2_combout $end
|
||
|
$var wire 1 K SW[3]~input_o $end
|
||
|
$var wire 1 L SW[7]~input_o $end
|
||
|
$var wire 1 M M~3_combout $end
|
||
|
$upscope $end
|
||
|
$upscope $end
|
||
|
$enddefinitions $end
|
||
|
#0
|
||
|
$dumpvars
|
||
|
b0 !
|
||
|
0+
|
||
|
0*
|
||
|
0)
|
||
|
0(
|
||
|
1'
|
||
|
0&
|
||
|
1%
|
||
|
0$
|
||
|
0#
|
||
|
0"
|
||
|
0,
|
||
|
1-
|
||
|
x.
|
||
|
1/
|
||
|
10
|
||
|
11
|
||
|
02
|
||
|
03
|
||
|
z4
|
||
|
z5
|
||
|
z6
|
||
|
07
|
||
|
08
|
||
|
09
|
||
|
0:
|
||
|
1;
|
||
|
0<
|
||
|
1=
|
||
|
0>
|
||
|
0?
|
||
|
0@
|
||
|
0A
|
||
|
0B
|
||
|
0C
|
||
|
0D
|
||
|
0E
|
||
|
0F
|
||
|
0G
|
||
|
0H
|
||
|
0I
|
||
|
0J
|
||
|
0K
|
||
|
0L
|
||
|
0M
|
||
|
$end
|
||
|
#10000
|
||
|
b1000000000 !
|
||
|
1C
|
||
|
1@
|
||
|
1"
|
||
|
#30000
|
||
|
b1100000000 !
|
||
|
12
|
||
|
#120000
|
||
|
b1000000000 !
|
||
|
02
|
||
|
#130000
|
||
|
b1010000000 !
|
||
|
1L
|
||
|
1M
|
||
|
1:
|
||
|
1(
|
||
|
#250000
|
||
|
b1000000000 !
|
||
|
0L
|
||
|
0M
|
||
|
0:
|
||
|
0(
|
||
|
#260000
|
||
|
b1001000000 !
|
||
|
1H
|
||
|
1J
|
||
|
19
|
||
|
1)
|
||
|
#330000
|
||
|
b1001100000 !
|
||
|
b1000100000 !
|
||
|
0H
|
||
|
1E
|
||
|
0J
|
||
|
1G
|
||
|
18
|
||
|
09
|
||
|
0)
|
||
|
1*
|
||
|
#450000
|
||
|
b1000000000 !
|
||
|
0E
|
||
|
0G
|
||
|
08
|
||
|
0*
|
||
|
#460000
|
||
|
b1000010000 !
|
||
|
1A
|
||
|
1D
|
||
|
17
|
||
|
1+
|
||
|
#510000
|
||
|
b1000011000 !
|
||
|
b1000001000 !
|
||
|
0A
|
||
|
1K
|
||
|
0D
|
||
|
07
|
||
|
0+
|
||
|
#570000
|
||
|
b1000 !
|
||
|
0C
|
||
|
0@
|
||
|
0"
|
||
|
1M
|
||
|
1:
|
||
|
1(
|
||
|
#580000
|
||
|
b1100 !
|
||
|
b100 !
|
||
|
0K
|
||
|
1I
|
||
|
0M
|
||
|
1J
|
||
|
19
|
||
|
0:
|
||
|
0(
|
||
|
1)
|
||
|
#640000
|
||
|
b110 !
|
||
|
b10 !
|
||
|
0I
|
||
|
1F
|
||
|
0J
|
||
|
1G
|
||
|
18
|
||
|
09
|
||
|
0)
|
||
|
1*
|
||
|
#690000
|
||
|
b0 !
|
||
|
0F
|
||
|
0G
|
||
|
08
|
||
|
0*
|
||
|
#700000
|
||
|
b1 !
|
||
|
1B
|
||
|
1D
|
||
|
17
|
||
|
1+
|
||
|
#760000
|
||
|
b0 !
|
||
|
0B
|
||
|
0D
|
||
|
07
|
||
|
0+
|
||
|
#1000000
|