1
0
2022-08-28 16:12:16 -05:00

5 lines
96 B
Verilog

module Lab1Pt1 (SW,LEDR);
input [9:0]SW;
output [9:0]LEDR;
assign LEDR=SW;
endmodule