179 lines
5.0 KiB
Plaintext
179 lines
5.0 KiB
Plaintext
/*<simulation_settings>
|
|
<ftestbench_cmd>quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off class1-21-21 -c class1-21-21 --vector_source="C:/Users/anw0044/Desktop/Noah Woodlee/BasicGates/Waveform1.vwf" --testbench_file="C:/Users/anw0044/Desktop/Noah Woodlee/BasicGates/simulation/qsim/Waveform1.vwf.vt"</ftestbench_cmd>
|
|
<ttestbench_cmd>quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off class1-21-21 -c class1-21-21 --vector_source="C:/Users/anw0044/Desktop/Noah Woodlee/BasicGates/Waveform1.vwf" --testbench_file="C:/Users/anw0044/Desktop/Noah Woodlee/BasicGates/simulation/qsim/Waveform1.vwf.vt"</ttestbench_cmd>
|
|
<fnetlist_cmd>quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/anw0044/Desktop/Noah Woodlee/BasicGates/simulation/qsim/" class1-21-21 -c class1-21-21</fnetlist_cmd>
|
|
<tnetlist_cmd>quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/Users/anw0044/Desktop/Noah Woodlee/BasicGates/simulation/qsim/" class1-21-21 -c class1-21-21</tnetlist_cmd>
|
|
<modelsim_script>onerror {exit -code 1}
|
|
vlib work
|
|
vlog -work work class1-21-21.vo
|
|
vlog -work work Waveform1.vwf.vt
|
|
vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.class1-21-21_vlg_vec_tst
|
|
vcd file -direction class1-21-21.msim.vcd
|
|
vcd add -internal class1-21-21_vlg_vec_tst/*
|
|
vcd add -internal class1-21-21_vlg_vec_tst/i1/*
|
|
proc simTimestamp {} {
|
|
echo "Simulation time: $::now ps"
|
|
if { [string equal running [runStatus]] } {
|
|
after 2500 simTimestamp
|
|
}
|
|
}
|
|
after 2500 simTimestamp
|
|
run -all
|
|
quit -f
|
|
</modelsim_script>
|
|
<modelsim_script_timing>onerror {exit -code 1}
|
|
vlib work
|
|
vlog -work work class1-21-21.vo
|
|
vlog -work work Waveform1.vwf.vt
|
|
vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.class1-21-21_vlg_vec_tst
|
|
vcd file -direction class1-21-21.msim.vcd
|
|
vcd add -internal class1-21-21_vlg_vec_tst/*
|
|
vcd add -internal class1-21-21_vlg_vec_tst/i1/*
|
|
proc simTimestamp {} {
|
|
echo "Simulation time: $::now ps"
|
|
if { [string equal running [runStatus]] } {
|
|
after 2500 simTimestamp
|
|
}
|
|
}
|
|
after 2500 simTimestamp
|
|
run -all
|
|
quit -f
|
|
</modelsim_script_timing>
|
|
<hdl_lang>verilog</hdl_lang>
|
|
</simulation_settings>*/
|
|
/*
|
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
|
editor if you plan to continue editing the block that represents it in
|
|
the Block Editor! File corruption is VERY likely to occur.
|
|
*/
|
|
|
|
/*
|
|
Copyright (C) 2016 Intel Corporation. All rights reserved.
|
|
Your use of Intel Corporation's design tools, logic functions
|
|
and other software and tools, and its AMPP partner logic
|
|
functions, and any output files from any of the foregoing
|
|
(including device programming or simulation files), and any
|
|
associated documentation or information are expressly subject
|
|
to the terms and conditions of the Intel Program License
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
the Intel MegaCore Function License Agreement, or other
|
|
applicable license agreement, including, without limitation,
|
|
that your use is for the sole purpose of programming logic
|
|
devices manufactured by Intel and sold by Intel or its
|
|
authorized distributors. Please refer to the applicable
|
|
agreement for further details.
|
|
*/
|
|
|
|
HEADER
|
|
{
|
|
VERSION = 1;
|
|
TIME_UNIT = ns;
|
|
DATA_OFFSET = 0.0;
|
|
DATA_DURATION = 1000.0;
|
|
SIMULATION_TIME = 0.0;
|
|
GRID_PHASE = 0.0;
|
|
GRID_PERIOD = 10.0;
|
|
GRID_DUTY_CYCLE = 50;
|
|
}
|
|
|
|
SIGNAL("in1")
|
|
{
|
|
VALUE_TYPE = NINE_LEVEL_BIT;
|
|
SIGNAL_TYPE = SINGLE_BIT;
|
|
WIDTH = 1;
|
|
LSB_INDEX = -1;
|
|
DIRECTION = INPUT;
|
|
PARENT = "";
|
|
}
|
|
|
|
SIGNAL("in2")
|
|
{
|
|
VALUE_TYPE = NINE_LEVEL_BIT;
|
|
SIGNAL_TYPE = SINGLE_BIT;
|
|
WIDTH = 1;
|
|
LSB_INDEX = -1;
|
|
DIRECTION = INPUT;
|
|
PARENT = "";
|
|
}
|
|
|
|
SIGNAL("out")
|
|
{
|
|
VALUE_TYPE = NINE_LEVEL_BIT;
|
|
SIGNAL_TYPE = SINGLE_BIT;
|
|
WIDTH = 1;
|
|
LSB_INDEX = -1;
|
|
DIRECTION = OUTPUT;
|
|
PARENT = "";
|
|
}
|
|
|
|
TRANSITION_LIST("in1")
|
|
{
|
|
NODE
|
|
{
|
|
REPEAT = 1;
|
|
LEVEL 0 FOR 80.0;
|
|
LEVEL 1 FOR 220.0;
|
|
LEVEL 0 FOR 440.0;
|
|
LEVEL 1 FOR 40.0;
|
|
LEVEL 0 FOR 220.0;
|
|
}
|
|
}
|
|
|
|
TRANSITION_LIST("in2")
|
|
{
|
|
NODE
|
|
{
|
|
REPEAT = 1;
|
|
LEVEL 0 FOR 260.0;
|
|
LEVEL 1 FOR 40.0;
|
|
LEVEL 0 FOR 40.0;
|
|
LEVEL 1 FOR 50.0;
|
|
LEVEL 0 FOR 100.0;
|
|
LEVEL 1 FOR 130.0;
|
|
LEVEL 0 FOR 380.0;
|
|
}
|
|
}
|
|
|
|
TRANSITION_LIST("out")
|
|
{
|
|
NODE
|
|
{
|
|
REPEAT = 1;
|
|
LEVEL X FOR 1000.0;
|
|
}
|
|
}
|
|
|
|
DISPLAY_LINE
|
|
{
|
|
CHANNEL = "in1";
|
|
EXPAND_STATUS = COLLAPSED;
|
|
RADIX = Binary;
|
|
TREE_INDEX = 0;
|
|
TREE_LEVEL = 0;
|
|
}
|
|
|
|
DISPLAY_LINE
|
|
{
|
|
CHANNEL = "in2";
|
|
EXPAND_STATUS = COLLAPSED;
|
|
RADIX = Binary;
|
|
TREE_INDEX = 1;
|
|
TREE_LEVEL = 0;
|
|
}
|
|
|
|
DISPLAY_LINE
|
|
{
|
|
CHANNEL = "out";
|
|
EXPAND_STATUS = COLLAPSED;
|
|
RADIX = Binary;
|
|
TREE_INDEX = 2;
|
|
TREE_LEVEL = 0;
|
|
}
|
|
|
|
TIME_BAR
|
|
{
|
|
TIME = 0;
|
|
MASTER = TRUE;
|
|
}
|
|
;
|