added more code
This commit is contained in:
16
EE203/Noah Woodlee/LAB1/Part3/output_files/Part3.map.summary
Normal file
16
EE203/Noah Woodlee/LAB1/Part3/output_files/Part3.map.summary
Normal file
@ -0,0 +1,16 @@
|
||||
Analysis & Synthesis Status : Successful - Thu Mar 11 20:43:29 2021
|
||||
Quartus Prime Version : 16.1.0 Build 196 10/24/2016 SJ Lite Edition
|
||||
Revision Name : Part3
|
||||
Top-level Entity Name : Part3
|
||||
Family : MAX 10
|
||||
Total logic elements : 3
|
||||
Total combinational functions : 3
|
||||
Dedicated logic registers : 0
|
||||
Total registers : 0
|
||||
Total pins : 20
|
||||
Total virtual pins : 0
|
||||
Total memory bits : 0
|
||||
Embedded Multiplier 9-bit elements : 0
|
||||
Total PLLs : 0
|
||||
UFM blocks : 0
|
||||
ADC blocks : 0
|
Reference in New Issue
Block a user