added more code
This commit is contained in:
16
EE203/Noah Woodlee/Lab2/part1/output_files/part1.map.summary
Normal file
16
EE203/Noah Woodlee/Lab2/part1/output_files/part1.map.summary
Normal file
@ -0,0 +1,16 @@
|
||||
Analysis & Synthesis Status : Successful - Sat Apr 24 17:01:32 2021
|
||||
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
|
||||
Revision Name : part1
|
||||
Top-level Entity Name : part1
|
||||
Family : MAX 10
|
||||
Total logic elements : 14
|
||||
Total combinational functions : 14
|
||||
Dedicated logic registers : 0
|
||||
Total registers : 0
|
||||
Total pins : 22
|
||||
Total virtual pins : 0
|
||||
Total memory bits : 0
|
||||
Embedded Multiplier 9-bit elements : 0
|
||||
Total PLLs : 0
|
||||
UFM blocks : 0
|
||||
ADC blocks : 0
|
Reference in New Issue
Block a user